

2) Aim :- To design, stimulate and verify the magnification functionality of various fundamental combinational logic circuits using Verilog HDL.

3) Theory :-

This experiment covers the design and verification of standard combinational circuits and fundamental concepts of the Verilog language.

Tools Required :-

Model Sim :- This is an HDL simulation tool used for verifying the functionality of digital circuits.

Verilog HDL :- This is the language used to describe the digital circuits and their test benches.

# ★ 4 bit ripple carry adder

```


module full-adder(S, C, A, B, Cin);
input A, B, Cin;
output S, C;

wire w1, w2, w3;
XOR g0(w1, B, Cin);
XOR g1(S, w1, A);

and g2(w2, w1, A);
and g3(w3, B, Cin);
or g4(C, w2, w3);

endmodule

```



```

module ripplecarry-adder(S, C, a, b, Cin);
input [3:0] a, b;
input Cin;
output [3:0] S;
output C;

wire C1, C2, C3;

full-adder m0(S[0], C1, a[0], b[0], Cin);
full-adder m1(S[1], C2, a[1], b[1], C1);
full-adder m2(S[2], C3, a[2], b[2], C2);
full-adder m3(S[3], C, a[3], b[3], C3);

endmodule

```

```

module ripple_tb();
reg [3:0] a, b;
reg Cin;
wire [3:0] S;
wire C;

ripplecarry-adder m4(S, C, a, b, Cin);

initial
begin
a = 4'b1100; b = 4'b1111; Cin = 1'b0;
#100 a = 4'b1010; b = 4'b0101; Cin = 1'b0;


end


endmodule

```

O/P verified  
 21/9/25  
 24BCF2002







# ★ 3 bit magnitude comparator circuit

```

module com-3bit (E,G,L,A,B);
    input [2:0] A,B;
    output E,G,L;
    wire x0,x1,x2;
    assign x0 = A[0] ^ B[0];
    assign x1 = A[1] ^ B[1];
    assign x2 = A[2] ^ B[2];
    assign E = x2 & x1 & x0;
    assign G = (A[2] & (~B[2])) | (x2 & (A[1] & (~B[1]))) | (x2 & x1 & (A[0] & (~B[0])));
    assign L = (B[2] & (~A[2])) | (x2 & (B[1] & (~A[1]))) | (x2 & x1 & (B[0] & (~A[0])));
endmodule

```

```

module tb-comb();
    reg [2:0] A,B;
    wire E,G,L;
    comb-3bit m0(E,G,L,A,B);
    initial
    begin
        A = 3'b111; B = 3'b111;
        #100 A = 3'b111; B = 3'b001;
        #100 A = 3'b001; B = 3'b111;
    end
endmodule


```

A = A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

B = B<sub>2</sub> B<sub>1</sub> B<sub>0</sub>

| A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> | B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> | A > B | A = B | A < B |
|----------------------------------------------|----------------------------------------------|-------|-------|-------|
| 0 0 0                                        | 0 0 0                                        | 0     | 1     | 0     |
| 0 0 0                                        | 0 0 1                                        | 0     | 0     | 1     |
| 0 0 0                                        | 0 1 0                                        | 0     | 0     | 1     |
| 0 0 0                                        | 0 1 1                                        | 0     | 0     | 1     |
| 0 0 0                                        | 1 0 0                                        | 0     | 0     | 1     |
| ---                                          | ---                                          | --    | --    | --    |
| 1 1 1                                        | 1 1 0                                        | 1     | 0     | 0     |
| 1 1 1                                        | 1 1 1                                        | 0     | 1     | 0     |

verified  
9/9/25  
24BCE2002





27

End module


019 verified  
9/9/25  
24BCE2002

Activities MtdDialog

Sep 9 18:47

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help



Layer: [Simulate]

Design Layout: [1:0] [0:0] [0:0]

Instance

R0: [0] [0] [0]

R1: [0] [0] [0]

R2: [0] [0] [0]

R3: [0] [0] [0]

R4: [0] [0] [0]

R5: [0] [0] [0]

R6: [0] [0] [0]

R7: [0] [0] [0]

R8: [0] [0] [0]

R9: [0] [0] [0]

R10: [0] [0] [0]

R11: [0] [0] [0]

R12: [0] [0] [0]

R13: [0] [0] [0]

R14: [0] [0] [0]

R15: [0] [0] [0]

R16: [0] [0] [0]

R17: [0] [0] [0]

R18: [0] [0] [0]

R19: [0] [0] [0]

R20: [0] [0] [0]

R21: [0] [0] [0]

R22: [0] [0] [0]

R23: [0] [0] [0]

R24: [0] [0] [0]

R25: [0] [0] [0]

R26: [0] [0] [0]

R27: [0] [0] [0]

R28: [0] [0] [0]

R29: [0] [0] [0]

R30: [0] [0] [0]

R31: [0] [0] [0]

R32: [0] [0] [0]

R33: [0] [0] [0]

R34: [0] [0] [0]

R35: [0] [0] [0]

R36: [0] [0] [0]

R37: [0] [0] [0]

R38: [0] [0] [0]

R39: [0] [0] [0]

R40: [0] [0] [0]

R41: [0] [0] [0]

R42: [0] [0] [0]

R43: [0] [0] [0]

R44: [0] [0] [0]

R45: [0] [0] [0]

R46: [0] [0] [0]

R47: [0] [0] [0]

R48: [0] [0] [0]

R49: [0] [0] [0]

R50: [0] [0] [0]

R51: [0] [0] [0]

R52: [0] [0] [0]

R53: [0] [0] [0]

R54: [0] [0] [0]

R55: [0] [0] [0]

R56: [0] [0] [0]

R57: [0] [0] [0]

R58: [0] [0] [0]

R59: [0] [0] [0]

R60: [0] [0] [0]

R61: [0] [0] [0]

R62: [0] [0] [0]

R63: [0] [0] [0]

Line

```
1
2 module HA(S,C,A,B);
3   input A,B;
4   output S,C;
5   xor mo(S,A,B);
6   and m1(C,A,B);
7 endmodule
8 module multi_2bit(P,A,B);
9   input [1:0]A,B;
10  output [3:0]P;
11  wire w0,w1,w2,w3;
12  and g0(P[0],A[0],B[0]);
13  and g1(w0,A[1],B[0]);
14  and g2(w1,A[0],B[1]);
15  and g3(w3,A[1],B[1]);
16  HA mm0(P[1],w2,w1,w0);
17  HA mm1(P[2],P[3],w2,w3);
18 endmodule
19 module cb_mult();
20   reg [1:0]A,B;
21   wire [3:0]P;
22   multi_2bit mm3(P,A,B);
23   initial
24   begin
25     A=2'b11; B=2'b11;
26     #100 A=2'b10; B=2'b11;
27   end
28 endmodule
```

Project

sim

F Loading work file

add wave -position insertpoint sim/cb\_mult/

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run

VSM: run





